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ABSTRACT
Portable devices often require multiple power management IC (PMIC) to power
different sub-modules, Li-ion batteries are well suited for portable devices because of
its small size, high energy density and long life cycle. Since Li-ion battery is the major
power source for portable device, fast and high-efficiency battery charging solution
has become a major requirement in portable device application.
In the first part of dissertation, a high performance Li-ion switching battery
charger is proposed. Cascaded two loop (CTL) control architecture is used for seam-
less CC-CV transition, time based technique is utilized to minimize controller area and
power consumption. Time domain controller is implemented by using voltage con-
trolled oscillator (VCO) and voltage controlled delay line (VCDL). Several efficiency
improvement techniques such as segmented power-FET, quasi-zero voltage switching
(QZVS) and switching frequency reduction are proposed. The proposed switching
battery charger is able to provide maximum 2 A charging current and has an peak
efficiency of 93.3%. By configure the charger as boost converter, the charger is able
to provide maximum 1.5 A charging current while achieving 96.3% peak efficiency.
The second part of dissertation presents a digital low dropout regulator (DLDO)
for system on a chip (SoC) in portable devices application. The proposed DLDO
achieve fast transient settling time, lower undershoot/overshoot and higher PSR per-
formance compared to state of the art. By having a good PSR performance, the
proposed DLDO is able to power mixed signal load. To achieve a fast load transient
response, a load transient detector (LTD) enables boost mode operation of the digital
PI controller. The boost mode operation achieves sub microsecond settling time, and
reduces the settling time by 50% to 250 ns, undershoot/overshoot by 35% to 250 mV
and 17% to 125 mV without compromising the system stability.
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CHAPTER 1
INTRODUCTION
In recent years, the market for portable devices expanded dramatically and the
trend is continue to grow as we moving into the 5G era. As battery life of portable
devices is the major concern nowadays, power conversion efficiency of power manage-
ment circuits in portable devices becoming increasingly important. With 5G network
technology, download speed of Gigabit/s enable the users to do more high quality
video/audio streaming and the Li-ion battery capacity requirement is expected to be
increased to meet higher power requirement.
As the Li-ion battery capacity increased, high efficiency battery charger with fast
charging capability is required for high-end user experiences. This brings a lot of
new challenges to a battery charger design and requires new design consideration to
optimize the battery charging time and improve battery life.
Within the portable device, there are multiple different voltage/current levels of
power supplies required for different functional blocks. Many of linear regulator can
be found in the system since they are easy to be fully integrated to provide low noise
supply and isolation between different module. For finer geometry digital intensive
system on chip (SoC) design, traditional linear low dropout regulator (ALDO) face
design challenges in digital intensive technology due to low voltage supply and lim-
ited transistor gain. Therefore, digital process friendly design on linear regulator is
required to solve the above mentioned challenges.
1.1 System Overview
Block diagram of a typical portable devices power management system is shown
in Fig. 1.1. Li-ion battery charger is used to charge the Li-ion battery in the portable
device from the external power source. External power sources can be either wall
1
Figure 1.1: Typical Portable Device Power Management System Block Diagram.
adapter, power bank, wireless power or energy harvester. With bidirectional power
functionality, internal Li-ion battery can serve as power source for battery charger to
power the external load devices. Multiple DC-DC converters followed by LDO’s are
used to convert the battery voltage VBAT to lower voltage level, and provide low noise
supplies and isolation to different modules (RF, Analog, DSP, I/O etc).
1.2 Motivation
In this dissertation, a switching based Li-ion battery charger and a digital con-
trolled low dropout regulator (DLDO) for portable device and SoC application is
designed and implemented. The proposed switching battery design is aimed to im-
prove the power efficiency, optimize charging time to provide fast charging solution
by novel control architecture and circuit design techniques. For the proposed DLDO,
transient performance is the major focus to be improved by novel digital control ar-
chitecture and digital intensive circuit design techniques. All designs are implemented
in standard CMOS technology.
2
1.3 Dissertation Organization
This dissertation is organized as follows:
Chapter 2 introduce the operation principle of Li-ion battery charger, explain the
Li-ion battery charging profile, comparison between linear and switching based bat-
tery charger, and discuss the need of bidirectional charging for USB-OTG and wireless
power application. Chapter 3 presents the proposed switching based battery charger
architecture, mathematical analysis on system stability, circuit implementation and
the experimental results from the fabricated IC. Chapter 4 presents the proposed
digital low dropout regulator (DLDO) architecture, stability analysis, circuit imple-
mentation and experimental results from the fabricated IC are included. Chapter 5
summarizes this dissertation and provides the conclusions and discussion on future
work.
3
CHAPTER 2
OPERATION PRINCIPLE OF LI-ION BATTERY CHARGER
2.1 Li-Ion Battery Charging Profile
Lithium-ion (Li-ion) battery is the most common choice for battery powered
portable devices due to its small size, lightweight, high energy density, and low self-
discharge [1–3]. The charging procedure of Li-ion battery can be divided into trickle
current (TC) mode, constant-current (CC) mode, and constant-voltage (CV) mode
as shown in Fig. 2.1 [4–7]. The charger system is operated in TC mode when the
battery voltage VBAT is less than VLOW, the battery is charged with a constant small
amount of current to prevent the battery from being damaged. Once VBAT is greater
than VLOW, the charger system should enter CC mode to charge the battery with
the maximum rated current. When VBAT reach the full charged voltage VFULL, the
charging operation is switched from CC mode to CV mode. In CV mode, the charger
system need to regulate the battery voltage at VFULL and decrease the charging cur-
rent gradually to prevent overcharging.
2.2 Linear and Switching Based Battery Charger Comparison
Generally, linear or switch mode charger are the two commonly used in Li-ion
battery charger system. Typical linear charger block diagram is shown in Fig. 2.2(a),
it has benefits of fully on-chip integration, smaller silicon area and output ripple-free.
However, large dropout voltage results in low efficiency and unable to provide large
charging current due to the thermal limitation [1–4, 6, 8]. To improve the efficiency
of linear charger, adaptive supply voltage scheme has been adopted, a step-down
converter output adaptively track VBAT followed by the linear charger can minimize
the dropout voltage over the entire charging operation [5, 7, 9]. However, the overall
4
Figure 2.1: Typical Li-ion battery charging cycle.
(a) (b)
Figure 2.2: (a) Typical block diagram of a linear charger, and (b) switching charger.
efficiency will still be lower than a single-stage switch mode charger. Fig. 2.2(b)
shows a typical switching charger block diagram. Unlike the linear charger, switch
mode charger converters can achieve high power conversion efficiency at the cost of
larger die area and off-chip passives components [7, 10–13]. Therefore, switch mode
charger is often a better choice for large charging current and wide input/output
voltage range application.
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2.3 Bidirectional Power for USB-OTG and Wireless Power Transfer Application
USB-On-The-Go (OTG) allow the portable device to be configured as host device
to supply power to the other portable device. To realize USB-OTG function, the
battery charger has to configured as Boost converter, draw power from the internal
Li-ion battery to provide stepped up regulated 5V output for the external portable
device. This function is only possible for switching based charger since linear charger
can only have unidirectional power flow and stepped down function.
Beside USB-OTG, similar function can be used in wireless Power Transfer (WPT)
application. Recently, device-to-device (D2D) wireless charging was introduced for
one device configured as WPT transmitter (WPT-TX) to wireless charge the WPT
receiver (WPT-RX) device from the Li-ion battery [14, 15]. The above discussion
shows the need of bidirectional power flow function in modern battery charger design.
2.4 Prior Art Discussion and the Proposed Solution on Smooth CC-CV Transition
An important feature of Li-ion charger system is how to properly and smoothly
transit from CC mode to the CV mode. Typically, current and voltage feedback loops
are used to operate in CC and CV mode, abrupt switch between these two mode may
result in oscillation between these two mode to have a failure charging operation [3, 4].
Therefore, smooth transition between the two feedback loops is a critical feature for
safety and proper charging operation.
To achieve smooth transition, peak current mode control with feedforward con-
trol scheme is used to regulate the charge current in CC mode. As VBAT increases, a
voltage feedback loop is used to modulate the pre-existing current control loop feed-
back signal to achieve smooth CC-CV transition. However, the voltage and current
feedback loop are not completely decoupled and thus increase the controller design
6
complexity, multiple analog building blocks in the controller also increase the cost
of die area. In [12, 13], diode based or voltage buffer selection scheme are adopted
to achieve smooth CC-CV transition. Depends on the mode of operation, feedback
voltage of the controller is determined by either current feedback, voltage feedback
or superposition of two. As VBAT close to VFULL, both current and voltage feedback
loop operate in parallel, the voltage feedback loop gradually dominate as VBAT reach
VFULL and the current feedback path is disabled. However, the controller design is
difficult since the frequency response of CC and CV mode are different.
In [11], two separate CC and CV PWM controller outputs are fed into a digital
AND gate. As VBAT increase to VFULL, the duty cycle of CV loop PWM output start
to decrease and selected by the AND gate when the duty cycle is smaller than the
CC loop PWM output. Two separate PWM controller ease the loop stability design
at the cost of increased die area and power consumption.
This paper proposes a cascade two loop (CTL) control for switch mode charger, an
inner current feedback loop is used to regulate the charging current in CC mode and
an outer voltage feedback loop (OVL) is cascade with the inner current feedback loop
(ICL) in CV mode. In the proposed CTL control, two feedback loop are decoupled
so that each feedback loop is ease to design for stability consideration. When VBAT
reach 90% of VFULL, an auxiliary loop is form around the OVL to achieve seamless
transition between CC/CV mode. To reduce the controller power consumption and
area, time domain technique is adopted to eliminate the need of high gain Op-Amp,
passive compensation components, saw-tooth generator and PWM modulator [16–18].
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CHAPTER 3
PROPOSED FAST CHARGING SWITCHING BATTERY CHARGER
ARCHITECTURE
3.1 Cascaded Two Loop Control Architecture
The block diagram of the proposed CTL control is shown in Fig. 3.1. ICL time-
domain P-I controller compares the current sensor output voltage (VIFB) with the
reference voltage (VIREF) and generates the PWM output to regulate the battery
charge current. Depends on the CC/CV mode operation, VIREF is determined by
the CC-CV mode selector to be either VIMAX or OVL output voltage (VCTRL). The
OVL is realized by another time-domain P-I controller, where the controller PWM
output is converted into the control voltage VCTRL by time-voltage converter. In
CC mode, the switching charger charge the battery with IMAX, OVL is disabled to
reduce power consumption and enabled only when VBAT reach 90% of VFULL. When
OVL is enabled, OVL feedback voltage (VFB,OVL) is determined by the auxiliary loop
controller, an auxiliary loop is formed to let VCTRL equal to VIMAX before the CC/CV
mode transition. Once VBAT reach VFULL, auxiliary loop is disabled and VFB,OVL is
selected to be VBAT, and VIREF of ICL is selected to be OVL output VCTRL. In this
case, OVL is cascade with the existing ICL to achieve seamless CC-CV transition.
3.2 Proposed Switching Charger System Architecture
The simplified system architecture of the proposed switching charger is shown
in Fig. 3. The proposed switching charger consists of a segmented power stage,
current sensor, voltage reference generator, ICL controller, OVL controller, auxiliary
loop controller and a hysteretic comparator. The current sensor sense the inductor
average current and generate the feedback voltage VIFB for ICL. Both time domain
8
Figure 3.1: Proposed Cascade Two Loop (CTL) control block diagram.
Figure 3.2: Simplified system architecture of the proposed switching battery charger.
P-I controller in ICL and OVL are realized by voltage-controlled ring oscillator (VCO)
and voltage-controlled delay line (VCDL). Analog multiplexer (A-MUX) select VIREF
to be either VIMAX or VCTRL based on CC/CV mode, and is determined by the
hysteretic comparator by compare VFB,BAT with VREF. The outer loop VFB selector
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determine OVL VFB,OVL to be either VFB,AUX, VFB,BAT or VFB,BUS depends on the
mode of operation. Transconductor Gm cell output VFB,AUX is selected to be the OVL
VFB,OVL to form the auxiliary loop for seamless CC-CV transition. In CV mode, the
auxiliary loop is disabled and VFB,BAT is selected. When the switching charger is
configured as a boost converter, the OVL is always cascaded with ICL and VFB,BUS
is selected as the OVL feedback voltage so that the OVL is used to regulate VBUS.
Generally, power-FET with fixed size is used and designed to optimize the effi-
ciency at the maximum load. Since the switching loss is more dominant loss factor
in light load, the efficiency of the switching converter will degrade significantly due
to the huge power-FET parasitic capacitance [19–22]. In this design, load depen-
dent segmented power stage scheme is adopted to achieve higher efficiency than the
conventional fixed size power stage scheme.
As charging current further reduced, discontinuous conduction mode (DCM) is
adopted by blocking the reverse inductor current by a zero current detector (ZCD),
the ZCD turns off low-side power-FET when the zero inductor current is detected.
If the ZCD detects the zero inductor current four cycle consecutively, the battery
charger enters pulse skip mode (PSM) to further improve light load efficiency. Under
PSM operation, ICL is disabled and the output of the PFD in OVL bypass the ICL
PD output.
3.3 Small Signal Stability Analysis
The small-signal block diagram of the proposed charger system is shown in Fig. 3.3
for analyzing the system stability in CC/CV mode, the transfer function of each small
signal block in buck/boost mode is depicted in Table 3.1. Block Gid(s) is the duty
cycle to inductor current transfer function, ZL(s) is the equivalent converter output
impedance transfer function, Gic(s) and Gvc(s) are the current and voltage loop time
10
Figure 3.3: Small-signal block diagram of the proposed battery charger system.
domain P-I controller transfer function. Gcp(s) is the transfer function to model
the charge pump that convert PFD output into voltage domain. Both time domain
controller Gic(s) and Gvc(s) are designed to be universally used in both charge/boost
modes to save chip area. Since the transfer functions are differed in charge and boost
mode, transfer functions that provide worst case scenario is considered in the stability
analysis to select the controller parameters.
To analyze the system stability in CC mode operation, voltage feedback loop is
disabled and can be ignored, the current loop gain Tcc(s) can be expressed as
Tcc(s) = RsGid(s)Gic(s) (3.1)
Rs is the equivalent inductor current sense resistor, the closed current loop transfer
Table 3.1: Transfer Function of The Small-Signal Model
Buck Converter Boost Converter
Gid(s)
VIN (1+sRLCO)
RL(1+sL/RL+s2LCO)
2VIN (1+sRLCO/2)
RLD′(1+sL/D′2RL+s2LCO/D′2)
ZL(s)
RL
1+sRLCO
D′RL(1−sL/D′2RL)
2(1+sRLCO/2)
Gic(s)
Gvc(s)
1
2pi
(KV CO/s+KV CDL)
Gcp(s)
ICPRCP
1+sRCPCF
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Table 3.2: Design Parameters For Time-Domain Controller
KV CO KV CDL
Gcc(s) 754 krad/s/V 1.62 rad/V
Gcv(s) 213.3 krad/s/V 35.32 rad/V
(a)
(b)
Figure 3.4: Frequency Response of: (a) Tcc, and (b) Tcv.
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function Ti,CL(s) can be derived as
Ti,CL(s) =
Tcc
Rs(1 + Tcc)
(3.2)
The phase margin (PM) of Tcc(s) is ensured to be at least 60 in worst case scenario,
thus Ti,CL(s) can be approximated as a single pole system. The unity gain frequency
(UGF) of Ti,CL(s) is designed to be 10 times smaller than the switching frequency. In
CV mode, voltage feedback loop is enabled and the voltage loop gain Tcv(s) can be
formulated as
Tvc(s) = βGvc(s)Gcp(s)Ti,CL(s)ZL(s) (3.3)
where β is the feedback factor which is determined by the feedback resistors. Similarly,
PM of Tcv(s) is ensured at least 60 degrees in worst case scenario. Fig. 3.4(a) and
3.4(b) show frequency response plot of Tcc(s) and Tcv(s) in both charge/boost modes.
The time domain controller design parameters such as KVCO and KVCDL are shown
in Table 3.2. The achieved UGF and PM for both current and voltage loop in charge
and boost mode are shown in Table 3.3. The frequency response results show that the
proposed universal time domain controller can assure stable operation of the converter
in different operating condition.
3.4 Efficiency Improvement Technique
Several efficiency improvement techniques are proposed and discussed as follow:
Table 3.3: Frequency Response Results Summary
Charge Mode Boost Mode
Tcc Tcv Tcc Tcv
UGF 200 kHz 55 kHz 159 kHz 46 kHz
PM 65.3 60.2 61.48 61.87
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(a) (b)
Figure 3.5: (a) Buck mode and (b) boost mode zero voltage switching waveform.
1. Dead Time (DT) Minimization & Quasi Zero Voltage Switching (QZVS)
Depending on load conditions, efficiency loss of switching converter is domi-
nated by conduction loss or switching loss. In heavy load condition, conduction
loss is the dominant loss factor of power efficiency, while the switching losses
is more dominant than conduction loss in light load condition. Conduction
loss is mainly consists of the resistive loss of power-FET on-resistance and the
diode conduction loss during dead time. On the other hand, total switching loss
mainly consists of the V-I overlap loss during the turn-on of the power-FET, the
body-diode reverse recovery loss and the switching node capacitive loss [23, 24].
Also, switching loss is proportional to the converter switching frequency and
the voltage swing at the converter switching node.
To minimize the diode conduction loss and diode recovery loss, dead time is
required to be minimized. Zero Voltage Switching (ZVS) can reduce the output
capacitive loss since it allow the inductor current to charge and discharge the
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switching node parasitic capacitor instead of charge the capacitor from the input
source or dissipate the energy from capacitor to ground [23–25]. To achieve full
ZVS, small negative valley inductor current is required to charge or discharge
the switching node during charging mode or boost mode, which required the
inductor current to fall below zero and is not preferred in the target application
[25]. Quasi ZVS (QZVS) is proposed where only the positive peak inductor
current is used to discharge or charge the switching node. In this case, the
inductor current is always in the positive direction.
2. Load Dependent Segmented Driver and Power-FET
The power-FET on-resistance and parasitic capacitance contribute signifi-
cantly on the conduction loss and switching loss. Generally, power-FET with
fixed size is used and designed to optimize the efficiency at the maximum load.
Since the switching loss is more dominant loss factor in light load, the efficiency
of the switching converter will degrade significantly due to the huge power-FET
parasitic capacitance. Therefore, load dependent segmented driver and power-
FET are used to achieve higher efficiency than the fixed size of power-FET for
all load condition. In the design, the power-FET is segmented into three seg-
ment and the ratio is determined to be 6:3:1. 100% of the size is used for load
current over 1 A, 60% of the size is used for load current under 1 A. Below 500
mA of load current, 30% of the size is used and 10% of the size is used if the
load current fall below 100 mA.
3. DCM and Switching Frequency Reduction in Light Load Condition
Under light load condition, the switching converter operate in continuous
conduction mode (CCM) suffer severe efficiency degradation due to reverse in-
ductor current [26]. Therefore, discontinuous conduction mode (DCM) is usu-
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ally adopted by blocking the reverse inductor current by a zero current detector
(ZCD) [22, 27, 28]. Since the efficiency loss factor is dominated by switching
loss in light load and is proportional to the switching frequency, the switching
frequency is reduced from 2 MHz to 500 kHz to further improve the light load
power efficiency.
3.5 Circuit Implementation
3.5.1 Lossless Inductor Current Sensor
In the proposed switching battery charger system, current sensor is needed for
the ICL to regulate the charge current in CC mode. Among various type of current
sensing technique, senseFET approach is a popular choice to achieve loss-less current
sensing since it can be fully integrated on-chip and consume least amount of power. In
USB-OTG application, the proposed charger system is configured as Boost converter
and the inductor current flow in the opposite direction. Therefore, the current sensor
circuit is required to be able operate in both charging and Boost mode operations.
In [29], senseFET current sensor achieve HV dual-nMOS power-FET current sensing
is reported. The proposed current sensor improves the structure in [29], to achieve
robust current sensing in both charging and Boost mode operations. Fig. 3.6(a) and
3.6(b) shows the circuit implementation of the proposed HS-CS and LS-CS.
The operation principle of the proposed HS-CS in different states (charging mode,
boost mode and off state) are shown in Fig. 3.7(a), 3.7(b) and 3.7(c). A common-gate
error amplifier (CG-EA) consisted of transistors M1 - M8 and source follow M9 form
a negative feedback loop that forces the source voltage of MH and MHS1/MHS2 to be
equal. The HV transistors M4 and M5 are used to protect LV transistors M7 and M8
from the high voltage stress. The aspect ratio of MHS1/MHS2 is designed to be 1000
16
(a) (b)
Figure 3.6: Proposed bidirectional (a) high-side current sensor (HS-CS) and (b) low-
side current sensor (LS-CS) circuit.
times smaller than MH such that the sensed current ISHS can be significantly scaled
down to minimize the current sensor power consumption. Since the switching node
VSW will vary between VBUS and 0 under different switching states, the HV switch S1
is used to isolate the current sensor from VSW when the main power-FET MH is off.
In charging mode, ΦCHG,VHG are equal to VBOOT and transistors MH, MHS1, switch
S1 and S3 are turned on, the HS-CS is actively sense the current and the circuit state
is shown in Fig. 3.7(a). The operation of HS-CS in Boost mode is shown in Fig.
3.7(b), ΦBST,VHG are equal to VBOOT and switch S4 is turned on to connect M1
source node to VBUS. The negative feedback loop force M1 - M2 source node voltage
to be equal and ISHS is flow through MHS2 and M9. Fig. 3.7(c) shows the HS-CS
off-state condition, ΦCHG, ΦBST and VHG are close to 0 and HS-CS is isolated from
VSW by S1. Switch S2 is automatically turned on to source the bias current Ib to M1,
M4 and M7 path. Since S3 is off, the pull up resistor RPU will pull the gate of MHS1 to
17
(a) (b)
(c) (d)
Figure 3.7: Different states of HS-CS in (a) charging mode, (b) boost mode, (c) off
state and (d) timing diagram.
VBUS and MHS1 is remain on to source current Ib to M2, M5 and M8 path. Therefore,
the CG-EA of HS-CS is always active in all state such that the HS-CS transition
delay to different state can be minimized. Fig. 3.7(d) shows the timing diagram and
18
(a) (b)
(c) (d)
Figure 3.8: Different states of LS-CS in (a) charging mode, (b) boost mode, (c) off
state and (d) timing diagram.
the ISHS current waveform of the HS-CS in both charging and boost mode operation.
Since both the ramp-up and ramp-down portion of inductor current is required
to be sensed and combined to achieve the full inductor current, the LS-CS is used
to sense the inductor current when the LS power-FET ML is turned on. The LS-CS
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can be powered by the low input voltage VDD and therefore no HV transistors are
required to protect the LV transistors from high voltage stress. Fig. 3.8(a) shows
the operation of LS-CS in charging mode, switch S2 is on to connect M1 source node
to ground, and mirrored to MLS1 source node through the CG-EA negative feedback
loop. The drain-source voltage of the LS power-FET ML and senseFET MLS1 are then
equal and the sensed current ISLS can be obtained through the current mirror M10 -
M13. The circuit operation of LS-CS in Boost mode is shown in Fig. 3.8(b), switch
S1 is turned on to connect VSW to M1 source node, the CG-EA negative feedback
loop ensure drain-source voltage of ML and MLS2 are equal such that the current can
be accurately sensed. The off-state condition is shown in Fig. 3.8(c), both switch
S2 and senseFET MLS2 remain on to sink bias current Ib such that the CG-EA can
be keep alive to minimize performance degradation. The LS-CS timing diagram and
ISLS current waveform in both charging and Boost mode are shown in Fig. 3.8(d).
3.5.2 Time Domain Proportional-Integral Controller
Time-based compensators are recently proposed as an alternative controller imple-
mentation for wide bandwidth PWM based dc-dc converters [16–18]. By using time
as the processing variable, time-based compensator can eliminate the need for a wide
bandwidth error amplifier, large passive compensation networks, saw-tooth generator
and PWM modulator. Fig. 3.9 shows the time domain proportional-integral (P-I)
controller block diagram, two differential transconductors GmI and GmP convert error
voltage (VREF-VFB) into output currents, iI and iP, which are used to control the
loaded current-controlled ring oscillators (CCOs) and current-controlled delay lines
(CCDLs). The integral control is implemented using CCOs, where the error voltage
is integrated and converted into phase. By select the proper GmI tail current value,
the free running frequency of RCCO and FCCO is designed to be equal to the deried
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Figure 3.9: Time domain P-I controller block diagram.
Figure 3.10: Current Controlled Ring Oscillator (CCO) circuit.
Figure 3.11: Current Controlled Delay Line (CCDL) circuit.
switching frequency when error voltage is equal to zero. Both RCCO and FCCO are
matched to reduce frequency offset and minimize gain mismatch. CCDLs implement
proportional control where it combine the delay which proportional to the error volt-
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(a) (b)
Figure 3.12: (a) Low-side and (b) high-side zero current detector (ZCD).
age with the previous stage CCOs output. The CCDLs are biased at the middle of
its range by the GmP tail current when error voltage is equal to zero, which prevents
the CCDL to be saturated during transient. Fig. 3.10 and 3.11 shows the circuit
implementation of CCO and CCDL, the CCO is consisted of seven current starved
inverter cells that connected in a ring fashion and the CCDL is implemented using
six current starved inverter cells.
3.5.3 Zero Current Detector
In light load condition, the proposed switching charger and Boost converter enter
discontinuous conduction mode (DCM) to achieve high conversion efficiency [19, 22,
30]. To operate in DCM, a zero current detector (ZCD) is required to detect when the
inductor current is zero and turn off the power-FET to prevent the reverse inductor
current. During the inductor current ramp down phase, if the power-FET turns off
too early the body diode conducts and increases the conduction loss. If the power-
FET turns off too late, a reverse current flowing occurred and limits the conversion
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efficiency. Therefore, a high speed accurate comparator is required in the ZCD for
zero inductor current detection [28].
Fig. 3.12(a) and 3.12(b) shows the schematic of the proposed high speed low side
and high side ZCD, first stage amplifier consisted of M1 - M4 that form a cross-coupled
common-gate input pair and M6 - M9 forms a cross-coupled diode connected loads,
M5 and M10 convert the first stage differential output to rail-rail single ended output
through M11 - M12 current mirror. Similar to the HS-CS and LS-CS design, switch
S1 - S3 are used to isolate the ZCD from VSW when the zero current detection is not
required. By using the cross-coupled technique and common-gate input pair, high
speed zero current detection can be achieved.
3.6 Measurement Results of the Proposed Charger System
Fig. 3.13 shows the measurement result of the complete Li-ion battery charging
cycle in TC, CC, and CV modes. To show the complete charging process within a
reasonable time on an oscilloscope, 100 mΩ resistor and 10 mF capacitor are used
to emulate the Li-ion battery in the measurement. Before the measurement, VBAT is
first pre-charged to 2.7 V, the charger operate in TC mode to charge the battery with
IBAT of 100 mA. When VBAT slowly increase until it cross the 3.25 V threshold, the
charger enter CC mode to charge the battery with IBAT of 2 A. Finally, the proposed
charger switches to CV mode when VBAT reaches the full charged voltage of 4.2 V.
In CV mode, the charger regulate VBAT at 4.2 V and IBAT gradually reduces to zero.
Fig. 3.14 shows the measured power efficiency of the proposed charger in charging
mode, VBAT is fixed at 3.8 V to have the charger operated in CC mode. The charging
current is varied from 500 mA to 2 A to measure the charger efficiency for different
VBUS voltages of 5, 7 and 10 V. The maximum efficiency of the charger is 93.3%,
appears at VBUS is 5 V and IBAT is 1 A. The measured load transient response of the
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Figure 3.13: Measured waveforms of the complete charging cycle.
Figure 3.14: Measured power efficiency of the proposed charger in boost mode with
VBUS = 5 V.
proposed charge in boost mode when ILOAD changes between 500 mA to 1.5 A in 1 µs
is shown in Fig. 3.15. The measured output undershoot and overshoot are 365 mV
and 248 mV, and the measured settling time is 20 µs. Fig. 3.16 shows the measured
power efficiency of the proposed charger in boost mode. The VBUS voltage is regulated
at 5 V when the proposed charger is configured as boost converter, the efficiency is
measured for ILOAD varied from 100 mA to 1.5A with various VBAT voltages of 3.2,
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Figure 3.15: Measured load transient response of the proposed charger in boost mode.
Figure 3.16: Measured power efficiency of the proposed charger in boost mode with
VBUS = 5 V.
3.8 and 4.2 V. The maximum efficiency in boost mode is 96.3%, appears when VBAT
is 4.2V and ILOAD is 400 mA.
Fig. 3.17 show the load regulation measurement of the proposed charger in boost
mode for ILOAD ranging from 100 mA to 1.5 A with different VBAT voltages of 3.2,
3.8 and 4.2 V. The worst case load regulation is at VBAT = 3.2 V and the steady-
state regulation error is -0.18%. Fig. 3.18 shows the proposed switching charger chip
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Figure 3.17: Measured load regulation of the proposed charge in boost mode for dif-
ferent VBAT voltages.
Figure 3.18: Chip micrograph of the proposed switching charger.
micrograph, the prototype is designed and fabricated in TSMC 0.18 µm BCD process
with an active area of 6.25 mm2. A performance comparison with some state-of-the-
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art publications in switching charger design is summarized in Table 3.4.
Table 3.4: Switching Charger Performance Summary and Prior Art Comparison
JSSC’12 [10] JSSC’14 [13] TPEL’16 [12] TCASI’18 [11] This Work
Technology 0.18µm CMOS 0.25µm CMOS 0.13µm BCD 0.25µm BCD 0.18µm BCD
Bi-Directional Configuration No No Yes No Yes
Input Voltage Range 5 - 10 V 4.5 - 5.5 V 6 - 16 V 7 - 25 V 5 - 10 V
Output Voltage Range 2.5 - 4.2 V 2.1 - 4.2 V 2.5 - 4.2 V 6 - 22 V 2.5 - 4.2 V
Maximum Charging Current 900 mA 2 A 1.5 A 2.5 A 2 A
Peak Power Efficiency 86% 87%
Charge: 90%
Boost: 92%
97%
Charge: 93.3%
Boost: 96.3%
Switching Frequency 2.2 MHz 500 kHz 1.5 MHz 780 kHz 2 MHz
Die Size 1.6 mm2 3 mm2 12.25 mm2 2.66 mm2 6.25 mm2
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CHAPTER 4
FULLY-INTEGRATED DIGITAL LOW DROPOUT REGULATOR
Multi-core system-on-chip (SoC) modules require on-chip power management cir-
cuits to provide stable regulated DC voltages for the subsystems as shown in Fig.
4.1(a) [31–34]. Switch-mode DC-DC converters achieve high power conversion effi-
ciency at the cost of large die area or off-chip passives [35, 36]. On contrary, linear
low drop-out (LDO) regulators have benefits of fully on-chip integration, smaller sili-
con area, no EMI emission, and lower output voltage noise, making them an effective
solution for SoCs [37].
(a) (b)
Figure 4.1: (a) A typical power management solution for SoC, and (b) simplified
block diagram of a DLDO regulator.
Analog LDOs (ALDOs) are used for sensitive analog and RF circuits due to their
low output noise and high power supply rejection (PSR) [38, 39]. However, the
ALDOs suffer from stability problems due to load dependent output pole and the
need for complex compensation networks [37]. Compared to ALDOs, digital LDOs
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(DLDOs) provide lower voltage operation, ease of technology-scaling, and potential
for enabling advanced control schemes for faster transient response, making them
suitable for finer geometry digital intensive SoCs.
4.1 State of the Art of Digital LDO and Comparison
Block diagram of the DLDO is shown in Fig. 4.1(b), consisting of an analog-
to-digital converter (ADC), a digital controller, and a PMOS array operating as
the power transistor. The ADC generates digital equivalent of the output voltage
(VOUT), the digital controller provides required digital control word for the output
power transistor based on error between VOUT and reference voltage (VREF). A
typical DLDO can suffer from large undershoot/overshoot, slow recovery, and load
current dependent voltage ripple at its output voltage (VOUT), also known as limit
cycle oscillation (LCO) [40]. The LCO can be reduced by adding a dead-zone at the
comparator in the ADC [41], using a feed-forward path [42], and using a wideband
ripple cancellation amplifier [43].
During load transients, slow recovery of the DLDO output voltage VOUT may affect
the performance of a system powered by the DLDO, and a large undershoot/overshoot
at VOUT node may even shut-off the system. A large capacitor at output node reduces
undershoot/overshoot, but it increases silicon area and output voltage settling time.
Depending on the load range, and the type of digital control used, a wide bandwidth
DLDO control loop can reduce both undershoot/overshoot and settling time. How-
ever, it is challenging to design wide bandwidth DLDO linear control loop due to load
dependent stability issue.
Different approaches have been proposed to improve undershoot/overshoot and
settling time of DLDOs under fast load transients [32, 34, 44–46]. In [34, 46], mul-
tiple bit shifting schemes, increasing number of power FETs in the shift register
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controlling the output power stage is used when the load transient is detected. The
output capacitance is reduced to few nano-Farad with settling time within few mi-
croseconds. In [32], a phase locked based DLDO with 1 GHz operating frequency
achieving fast transient response with sub-microsecond settling time is presented. In
[44], output settling time and undershoot/overshoot are reduced by using an auto-
tuning algorithm and a large 1 µF output capacitance. In [45, 46], multiple-bit power
stage control and increased clock frequency during load transient is used to reduce
the transient settling time. In [47, 48], a coarse-fine dual loop control (coarse control
loop operating at fast clock and fine control loop operating at slow clock), is used to
improve the trade-off between transient performance and DC accuracy. However, the
dual loop control increases the complexity of the DLDO. Asynchronous control can
reduce the DLDO control loop latency and improve the transient response [49, 50].
However, asynchronous controller design is more complex than synchronous controller.
Most of the existing DLDO operate the power transistors in linear (triode) region
to reduce chip area which results in poor power-supply rejection (PSR). For example,
as reported in [51], the triode-mode power stage of the DLDO has less than 6 dB PSR
and an additional resistance locked loop is used to have 14 dB PSR improvement,
and the additional feedback loop increases the system design complexity.
A DLDO architecture is proposed to achieve fast transient settling time, lower
undershoot/overshoot and high PSR performance. To achieve a fast load transient
response, a load transient detector (LTD) enables boost mode operation of the digital
PI controller. The boost mode operation achieves sub microsecond settling time,
and reduces the settling time by 50% to 250 ns, undershoot/overshoot by 35% to
250 mV and 17% to 125 mV without compromising the system stability. Instead
of using triode-mode power stage, the proposed approach uses an array of digitally
controlled power transistors working in the saturation region. This results in higher
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PSR performance that is well over 38 dB, and does not require an additional feedback
loop.
4.2 Proposed Fast Transient DLDO Architecture
System level implementation of the proposed DLDO is shown in Fig. 4.2. The
system consists of a 5-bit voltage controlled delay line based ADC (DL-ADC), the
LTD circuitry enabling boost mode operation during load transient, a 10-bit digital PI
controller, and a 10-bit segmented current source array operating as the power stage.
A 5-bit DL-ADC is used to digitize the output voltage with respect to the reference
voltage (VREF), and generate corresponding digital error code for the digital PI con-
troller. The ADC is based on a time-domain delay-line based quantizer, eliminating
the need for analog comparators, and reducing power consumption. The LTD detects
large undershoot and overshoot during load transients, and enables the boost mode
operation of the PI controller. The boost mode operation increases DLDO closed
loop bandwidth resulting in faster settling time, and reduced undershoot/overshoot.
The operation of the output power stage transistors as current sources inherently in-
creases the DLDO PSR performance due to the large output impedance of the current
sources. Major building blocks of the proposed architecture are described below.
4.2.1 Delay Line ADC (DL-ADC)
Time-domain quantization based analog-to-digital conversion is becoming popular
in ADC designs implemented in low voltage deep-submicron processes. In time-
domain ADCs, conventional analog comparator based voltage domain quantization is
replaced by a voltage to time converter followed by a time-domain quantizer [52–54].
The resolution of DL-ADC directly impacts the DLDO output voltage (VOUT)
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Figure 4.2: Proposed DLDO architecture with transient enhancement scheme.
regulation accuracy at steady-state. Higher resolution requires longer delay line chain
which increases the chip area. The DL-ADC resolution is chosen to be 5-bit with a
window of 300 mVp-p around VREF, results in 9.7 mV resolution. The 5-bit DL-ADC
in the proposed DLDO is shown in Fig. 4.3(a). It consists of a 32-cell, current starved
delay-line, where the delay of each cell is controlled by the DLDO VOUT through a
voltage-to-current (V-I) converter.
At the beginning of the sampling cycle, the rising edge of the sampling clock
signal (CLK) propagates through the delay line as shown in Fig. 4.3(d). A register
latches all the outputs of delay cells at the falling edge of CLK and generates 5-
bits output DADC<0:4>. A reset pulse R clears all the delay cells before the next
clock cycle. DADC<0:4> represents the number of rising edges within a half clock
cycle which is the digital equivalent code of the DLDO output VOUT. The delay of
delay cell increases with the decrease of VOUT (td1 < td2 as shown in Fig. 4.3(d)),
resulting in the decrease of DADC<0:4>. The voltage-to-time converter (V-T) block
has a nonlinear transfer characteristic but its monotonicity is guaranteed [53]. As the
DLDO output voltage varies in a small range, the nonlinearity effect in the delay cell
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(a) (b)
(c) (d)
Figure 4.3: Circuit implementation: (a) DL-ADC, (b) V-I converter, (c) unit current
starved delay cell, and (d) DL-ADC operation timing diagram.
has a minor impact on the DL-ADC performance[54].
The V-I converter senses the DLDO output voltage VOUT and converts (VOUT -
VREF) voltage into current through the sense resistor Rs, as shown in Fig. 4.3(b).
The generated current controls the propagation time of the current starved delay cell.
Fig. 4.3(c) shows the circuit level implementation of the current starved delay cell.
Transistor M5 is a voltage controlled current source and controls charging speed of
the delay cell output node. Transistor M4 works as a switch and allows the charging
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of the delay cell output. Transistor M1 is a pull-down switch that is triggered by the
output of the previous delay stage. At the end of each sampling clock cycle, switches
M2 and M3 are used to reset the delay cell to its initial logic-low state. Each delay cell
is process, voltage and temperature (PVT) sensitive and the delay variation changes
the minimum and maximum input voltages of the ADC. Design option is kept to
tune the delay by changing the current of the current starved delay cell. Due to low
power consumption and compact layout, a multiplexer based thermometer-to-binary
decoder is used in the DL-ADC design to generate digital equivalent output[55].
4.2.2 Load Transient Detector (LTD) and Boost Mode Operation
The boost mode operation in the proposed DLDO increases the digital PI con-
troller gain when a large undershoot/overshoot is detected by the LDT circuitry.
In this boost mode, the DLDO closed loop bandwidth increases, resulting in faster
recovery of VOUT and lower undershoot/overshoot. Once VOUT crosses the desired
reference voltage VREF, the digital PI controller gain is restored to default steady-
state value. Therefore, by using the digital PI controller with boost mode operation,
the proposed DLDO achieves faster settling time and lower undershoot/overshoot
without compromising the system stability.
Three voltage levels for VOUT are considered: (VREF + ΔV), VREF and (VREF -
ΔV), where ΔV is equivalent to the delay of five delay cells in the DL-ADC and is set
at 50 mV. The outputs of 11th, 16th and 21st delay cell in the DL-ADC generate the
input signal DTE<0:2> for the LDT block. The DTE<2:0> is thermometer coded,
and becomes 000 when VOUT < (VREF ΔV) and becomes 111 when VOUT > (VREF
+ ΔV) as shown in Fig. 4(a). Depending on DTE<2:0>, the LTD operates in two
states: steady-state and boost-state. Output signal BST is low in steady-state and
becomes high in boost-state. State table and state transition diagram are shown in
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Figure 4.4: Load transient detector (LTD): (a) VOUT mapping to DTE<2:0>, (b) state
table, (c) state transition diagram, and (d) LTD circuit implementation.
Fig. 4(b) and 4(c), respectively. The LTD enters into boost-state when DTE<2:0>
becomes either 000 or 111. It comes out of boost-state when DTE<2:0>=011 for
VOUT undershoot and DTE<2:0>=001 for VOUT overshoot.
When a large undershoot occurs, i.e. (VREF ΔV) < VOUT (or DTE<2:0>=000),
the LTD enters in boost-state and makes BST high. High BST signal temporarily
increases the digital PI controller gain, resulting in an increase of the DLDO closed
loop bandwidth, hence enables a faster transient response. The BST signal maintains
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high state as long as VOUT stays in the (VREF ΔV) < VOUT < VREF range i.e.
DTE<2:0>=001. If the VOUT becomes higher than VREF i.e. DTE<2:0>=011, the
LTD enter into steady-state, BST becomes low, and the PI controller enters into
steady-state condition. In the case of large overshoot, i.e. VOUT > (VREF + ΔV) (or
DTE<2:0>=111), the LTD works similarly, enters into boost-state and BST becomes
high as shown in Fig. 4(c). High BST signal enables the PI controller into the
boost mode of operation, resulting in a faster recovery of VOUT and lower overshoot.
When the VOUT crosses VREF and becomes lower than VREF, VOUT < VREF (i.e.
DTE<2:0>=001), the BST signal becomes low, resulting in steady-state operation of
the PI controller.
In the case of large overshoot, i.e. VOUT > (VREF + ΔV) (or DTE<2:0>=111), the
LTD works similarly, enters into boost-state and BST becomes high as shown in Fig.
4(c). High BST signal enables the PI controller into the boost mode of operation,
resulting in a faster recovery of VOUT and lower overshoot. When the VOUT crosses
VREF and becomes lower than VREF, VOUT < VREF (i.e. DTE<2:0>=001), the BST
signal becomes low, resulting in steady-state operation of the PI controller. The LTD
circuit is implemented using two S-R latches and logic gates with negligible power
and area overhead as depicted in Fig. 4(d).
4.2.3 Low Power Digital PI Controller
Fig. 4.5 shows the digital PI controller signal flow diagram consisting of two
ripple carry adders, two bidirectional shifters, a register, and a delay cell. The delay
of ΔTD=100 ps on CLK path is added to avoid set-up time violation at PI controller
register as the falling CLK edge is also used to latch DL-ADC output. It determines
the proposed DLDO output current based on the input error signal DADC[n]. The
negative feedback loop of the DLDO enforces DADC[n] to zero steady-state error. The
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Figure 4.5: Digital implementation of the PI controller.
output of the PI controller is represented as:
DO[n] = DO[n− 1] +KPDADC [n] + (KI −KP )DADC [n− 1] (4.1)
where KP and KI are the proportional and integral controller gains.
To avoid using floating-point multipliers, the PI controller gains are selected to
be the powers of two, so that multiplication and division are obtained by simple
arithmetic left/right shifts operations [56, 57]. The gains KP and KI are programmable
from 2-1 to 23 and are changed using the control signal (BST) generated from the LTD
block.
4.2.4 Digitally Controlled Current Source Array
In previously reported DLDO designs, output power stage PMOS transistors are
operated in the triode region. However, triode switches suffer from poor power supply
rejection (PSR) due to their low output impedance connection to input supply. As
discussed earlier, typical PSR of a DLDO with triode switches is around 2 dB [51].
To have a better PSR without an additional feedback loop, the proposed design
utilizes saturation mode devices in a switched current arrangement. The high output
impedance of the saturation mode current sources improves the PSR at the expense
of larger area compare to triode switches.
The monotonicity of digitally controlled power stage is critical for ensuring that
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the control loop preserves negative feedback. Static linearity specifications includ-
ing differential nonlinearity (DNL) and integral nonlinearity (INL) are essential in
any digital-to-analog (D/A) converter design which is used in a feedback loop. The
monotonicity can be ensured if the DNL and INL are less than 1 LSB and 0.5 LSB,
respectively [58]. Typically, segmented architecture is used to achieve high linearity
and small die area simultaneously. The N-input bits are divided into two groups
where the most significant bits (MSBs) are unary weighted and the least significant
bits (LSBs) are binary weighted. The effects of segmentation on linearity performance
and the optimum segmentation options are reported in the literature [58–60]. In this
design, the 10-bit power stage in the design is segmented into 4-bit MSBs and 6-bit
LSBs.
The architecture of digitally controlled current source array is shown in Fig. 6.
The array provides a maximum 50 mA output current with an LSB current resolution
of 49 µA. The segmented approach improves output transistor matching, and min-
imizes the glitch energy during regulation across a wide range of loads. To control
the power stage, the 4-bit MSBs from the digital PI controller output are row and
column decoded, and the 6-bit LSBs are decoded separately using decoding logic.
4.3 Digital LDO Stability Analysis
The DLDO is a mixed discrete time/continuous time (DT/CT) control loop and a
linearized analysis is required to study its stability across a wide range of its operating
conditions. For the stability analysis of such system, a small signal linearized AC
model as shown in Fig. 4.7 is used.
The DL-ADC is modeled as an ideal sampler with a gain of 1/Ts followed by a
gain term (KADC) with half clock cycle delay as it needs half of a clock to complete
the conversion, where Ts is the one clock period. The DL-ADC equivalent transfer
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Figure 4.6: Architecture of digitally controlled current sources array.
Figure 4.7: Linearized small signal model of the proposed DLDO.
function is defined by:
HADC(z) =
(
1
Ts
)
KADCz
−1/2 =
(
1
Ts
)(
2M − 1
VFS
)
z−1/2 (4.2)
where M is the number of output bits and VFS is input full-scale voltage range of the
DL-ADC. The digital PI controller z-domain transfer function is derived by taking
the z-transform of (4.1) and given by:
HPI(z) = KP +KI
(
z−1
1− z−1
)
(4.3)
Output power stage has two inputs and one output. Transfer function from digital
input to output is represented as a gain term KDAC followed by a zero-order hold
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Figure 4.8: Magnitude response of the open-loop gain transfer function.
(ZOH) stage [61]. The corresponding transfer function is expressed as:
HDAC(s) = KDACHZOH(s) =
(
IFS
2N − 1
)(
1− e−sTs
s
)
(4.4)
where IFS is the output stage full scale current range and N is number of input
bits, respectively. The transfer function from input VIN to power stage output is
1/rop, where rop represent the output resistance of the current source. The equivalent
transfer function ZOUT(s) of the output load impedance is written as:
ZOUT (s) =
ROUT
1 + sROUTCL
(4.5)
where ROUT = RL//CL is the DLDO equivalent output resistance. Where RL is load
resistance and CL represents the load capacitance at the output node.
For stability analysis, VREF and VIN are considered AC ground. To derive the
DLDO open-loop gain transfer function, it is more convenient to approximate all of
the discrete time z-domain transfer functions into Laplace domain. By using the
first order Pade´ approximation to approximate the one clock cycle delay z−1 = e−sTs
≈ (1 − sTs/2 )(1 + sTs/2 ) [62], the z-domain transfer function HADC(z) and the ZOH
transfer function HZOH(s) can be approximated to a rational function in Laplace-
domain. The approximated transfer function for the digital PI controller HPI(z) in
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the Laplace-domain is HPI (s) ≈ KP + KI/sTs [56, 57]. The open-loop gain of the
DLDO transfer function in Laplace-domain is derived as:
L(s) =
KDC(1 + sKPTs/KI)(1− sTs/4)
s(1 + sROUTCL)(1 + sTs/2)(1 + sTs/4)
(4.6)
where KDC = KADCKIKDACROUT/Ts . The DLDO open-loop gain L(s) has four poles
and two zeros as shown in Fig 4.8. The PI controller contributes an integrator pole
(p1) located at DC and one left half plane (LHP) zero (z1) at KI/KPTs. The output
load impedance introduces a LHP pole (p2) at 1/ROUTCL. The ZOH block adds one
LHP pole (p3) at 2/Ts. Half clock cycle delay of the DL-ADC provides one LHP
pole (p4) and one right-half plane (RHP) zero (z2) at 4/Ts. The mid-band gain of
the magnitude response in Fig. 4.8 can be derived as LMB = KDCKPTs/KI . The
expression of the unity gain cross over frequency fc and phase margin (PM) can be
derived as follow:
fc ≈ LMB
2piRLCL
=
KADCKDACKP
2piCL
(4.7)
PM ≈ 90◦ + tan−1
(
2pifc
z1
)
− tan−1
(
2pifc
p2
)
(4.8)
(4.7), (4.8) shows that fc is independent of load current is independent of load current
and depends linearly on KP, while the PM is dependent on both KP and KI.
Fig. 4.9 shows the variation of PM with fc at the minimum load current (RLMAX),
and the variation of settling time TSET with fc for 10 mA to 50 mA load change. The
DLDO behavioral model designed in Cadence is used for TSET simulation and 0.5%
error window around steady-state value is used to measure TSET for load transient
response. The PM decreases linearly as the fc increases due to the extra phase-lag
introduced by the z2, p3, p4. To avoid instability caused by the ZOH stage and half
clock cycle delay of the DL-ADC, it is required to limit the fc to be at least 15 to
20 times lower than the clock frequency (fCLK) [62]. With the increase of fc, the
settling time first reduces until 45◦ PM and then starts increasing as the PM further
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Figure 4.9: Cross over frequency dependent phase margin and settling time.
decreases. Due to inadequate PM below 45◦, the system output transient response
becomes oscillatory, which increases the settling time.
The pole p2 is load current dependent and moves to lower frequency as the load
current reduces or vice versa. With a wide range of load currents, often over two-
orders of magnitude span, the p2 varies over a large range and affects the overall
system stability. Fig. 4.10 shows the relation between load current, gain margin
(GM) and PM. The worst case GM and PM occurs at light load current. To preserve
the system stability and robustness, it is required to have at least PM of 60◦ and GM
of 6 dB [62]. To ensure adequate PM and GM over the entire load current range, the
fc is designed to be approximately 7 MHz which is 17.5 times lower than fCLK. By
choosing the corresponding PI coefficients, KI = 1 and KP = 4 as shown in Fig. 4.10,
the worst case PM and GM at light load current are 59◦ and 7 dB, respectively.
However, preserving the stability and robustness may lead to a large under-
shoot/overshoot and slow settling time at the output during light to heavy load
transients (or vice versa). To overcome the stability robustness and transient perfor-
mance trade-off, the LTD circuit is used to sense the undershoot /overshoot during
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Figure 4.10: Load dependent gain and phase margins.
Figure 4.11: Proposed DLDO Die micrograph.
load transient. BST = 1 enables the boost-mode operation, where PI coefficients are
increased to increase fc to get faster settling time and lower undershoot/overshoot.
As shown in Fig. 4.9, maximum fc for the designed DLDO could be approximately 14
MHz which is twice the fc set for steady-state mode, and beyond 14 MHz, the settling
time starts increasing again. In boost mode, both KP and KI are increased to twice
the original value, which increases fc by two also, as shown in (4.7), without changing
the location of z1. The increase of fc by two reduces settling time by a factor of two
as shown in Fig. 4.9.
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Figure 4.12: Measured load regulation for different output voltages.
Figure 4.13: Simulated (solid-line) and measured (dotted) PSR performance for dif-
ferent operating points.
To derive the PSR transfer function, the DLDO input voltage VIN is considered
as the input variable and the PSR transfer function can be derived as:
PSR =
VOUT
VIN
=
ZOUT (s)/rop
1 + L(s)
(4.9)
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Figure 4.14: Measured load transient response without boost mode.
Figure 4.15: Measured load transient response with boost mode.
4.4 Measurement Results of the Proposed DLDO
The proposed DLDO is fabricated in a 0.13 µm CMOS technology with an active
core area of 0.0631 mm2 and the die micrograph is shown in Fig. 4.11. The DLDO
operates within an input voltage range of 0.84 to 1.24 V and an output voltage
range of 0.6 to 1 V. The DLDO supplies a maximum current of 50 mA with a load
capacitance of 500 pF, while operating at 125 MHz clock rate with a quiescent current
of 400 µA. Measured efficiency at 50 mA load current is 99.2%. The load regulation
measurement for load current ranging from 10 to 50 mA for various output voltages
45
of 0.6, 0.8, 1 V is shown in Fig. 4.12. Steady-state regulation error is less than 1.6%.
Fig. 4.13 shows the simulated and measured PSR of the proposed DLDO for various
output voltage of 0.6, 0.8, 1 V and 10, 20, 50 mA load current. The DLDO achieves
more than 38 dB PSR at lower than 10 kHz frequency band, 17 dB at 100 kHz and 4
dB at 1 MHz across various operating point. The PSR frequency response varies due
to load dependent loop gain variation. The loop gain decreases with the increase of
load current. At higher than unity gain frequency (UGB), the PSR improves due to
the load capacitor CL. .
Table 4.1: DLDO Performance Summary and State of the Art Comparison
TPEL’13 [44] TVLSI’15 [46] JSSC’14 [32] ISSCC’15 [45] This Work
Technology 180 nm 110 nm 32 nm 130 nm 130 nm
Input Voltage 0.9 - 1.8 V 0.6 - 1.2 V 0.7 - 1 V 0.5 - 1.2 V 0.84 - 1.24 V
Output Voltage 0.8 - 1.5 V 0.5 - 0.9 V 0.5 - 0.9 V 0.45 - 1.14 V 0.6 - 1 V
Output Current 200 mA 80 mA 5 mA 4.6 mA 50 mA
Quiescent Current 750 µA 32 µA 92 µA 78 µA 400 µA
Clock Frequency 5 MHz 1 MHz 1 GHz 24-400 MHz 125 MHz
Load Capacitance 1 µF 1 nF N/A 1 nF 500 pF
ΔVOUT/ISR (mA/ns) 70 mV/0.99 53 mV/0.0032 150 mV/N/A 90/N/A 250 mV/4
Peak Current Efficiency 99.6% 99.96% 97.8% 98.3% 99.2%
Settling Time 2 µs 26 µs N/A 1.1 µs 0.25 µs
Load Regulation N/A 0.3 mV/mA 4 mV/mA <10 mV/mA 0.4 mV/mA
Active Area 0.81 mm2 0.04 mm2 0.0078 mm2 0.114 mm2 0.0631 mm2
FOM1 1310 ps 0.26 ps N/A 939.98 ps 20 ps
FOM2 1411 ps 72.80 ps N/A N/A 63.25 ps
The measured output transient response for the load current change from 10 mA
to 50 mA in 1 ns with and without the boost mode operation enabled is shown in Fig.
4.14 and Fig. 4.15. After engaging the boost mode, output undershoot is decreased
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Figure 4.16: Measured DLDO steady-state output ripple at IL = 50 mA.
Figure 4.17: Measured DLDO steady-state output ripple at IL = 10 mA.
(a) (b)
Figure 4.18: VOUT for FOM calculation: (a) FOM1, and (b) FOM2.
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from 385 mV to 250 mV, and the overshoot is decreased from 150 mV to 125 mV. As
shown in the figure, the settling time is also reduced from 500 ns to 250 ns for 10 mA
to 50 mA load change, and from 850 ns to less than 360 ns for 50 mA to 10 mA load
change. Hence, the overall undershoot/overshoot and settling time after using the
transient enhancement scheme are reduced by more than 35% and 17%, respectively.
The measured steady-state output ripple voltage waveforms for IL of 50 mA and 10
mA at various output set voltages are shown in Fig. 4.16 and Fig. 4.17, respectively.
Fig. 4.16 shows output ripple voltage of 12.8 mVp-p, 14.4 mVp-p and 18 mVp-p for set
voltage of 0.6 V, 0.8 V and 1 V for IL of 50 mA, respectively. For IL of 10 mA, output
ripple voltages are 16.95 mVp-p, 22.6 mVp-p and 27.5 mVp-p for set voltage of 0.6 V,
0.8 V and 1 V, respectively. The larger steady-state ripple at lower load current and
higher set voltage is caused by the larger load impedance.
A commonly used figure-of-merit (FOM) for LDO performance is [63]:
FOM1 =
CL∆VOUT
IMAX
IQ
IMAX
(4.10)
where CL is the load capacitance, ΔVOUT is the undershoot voltage, IMAX is the
maximum load current and IQ is the quiescent current. However, the FOM1 assumes
the load current change instantaneously as shown in Fig. 4.18(a). The response time
TR of the LDO is given by:
TR =
CL∆VOUT
IMAX
(4.11)
In general, the load current slew rate (ISR) for load change is finite as shown in Fig.
4.18(b). The TR is a function of ISR and represented as,
TR =
√
2CL∆VOUT
ISR
(4.12)
Therefore, the exclusion of the ISR in the FOM calculation results in an unfair com-
48
parison among different designs. The modified FOM is defined as:
FOM2 =
√
2CL∆VOUT
ISR
IQ
IMAX
(4.13)
The smaller FOM indicates the better LDO performance. A performance comparison
with the state-of-the-art DLDOs including FOM1 and FOM2 are summarized in Table
4.1. The proposed DLDO achieves FOM2 of 63.25 ps, which is comparable with the
state-of-the-art DLDOs.
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CHAPTER 5
CONCLUSION AND FUTURE WORK
5.1 Conclusion
The work in this dissertation is divided into two part, the first part is focused on
the design of a switching based Li-ion battery charger. A high efficiency, cascaded two
loop control architecture utilizing time based circuit technique for seamless CC-CV
transition, bidirectional power capability for USB-OTG and D2D charging function is
designed and fabricated in a 6-level metal 0.18 µm BCD process with an active area of
mm2. The complete charging cycle with seamless CC-CV transition is demonstrated
in the measurement result, and the maximum efficiency in charge mode is 93.3 %.
When the charger is configured as boost converter, the measured undershoot, over-
shoot and settling time from load transient are 356 mV, 248 mV and 20 µs for a load
change between 500 mA and 1.5A. The maximum efficiency in boost mode is 96.3 %
and the steady-state regulation error is -0.18%.
In the second part of the dissertation, a fast transient response digital controlled
LDO (DLDO) is proposed for digital intensive designed SoC in portable device. The
DLDO is fabricated in 0.13 µm CMOS technology and only occupied 0.0631 mm2 of
chip area. Measured results demonstrate that the proposed DLDO achieves less than
1.6% steady-state output voltage error over the entire load current of 10 to 50 mA
and output voltage ranging from 0.6 to 1 V. A voltage-window based output voltage
tracking through a DL-ADC is used for dynamically boosting the gain-bandwidth of
the DLDO during load transients. With the boost mode enabled, the proposed DLDO
greatly improve the transient response. The undershoot, overshoot and settling time
are improved by 35%, 17%, and 50%, respectively. The steady-state output ripple is
less than 30 mVp-p at 10 mA load current and the achieved PSR is better than 38
50
dB at low frequency, enable the proposed DLDO to power mixed signal load. The
current consumption is 400 µA and achieved peak current efficiency of 99.2%. The
proposed DLDO achieves FOM2 of 63.25 ps which is comparable with the state-of-
the-art designs.
5.2 Future Work
The presented work can be further improved and extensions to it can be explored
in the following area:
• Recently, USB power delivery (PD) is introduced to deliver higher supply and
current of up to 20 V and 5 A. This implies that the battery charger is required
to support high input voltage in charge mode and high output voltage in boost
mode while maintain high power efficiency. New converter topology such as 3-
level, multi-phase, switch-capacitor and hybrid topology should be investigate
to fulfill the aforementioned needs.
• The proposed time-domain CTL is based on linear average model and therefore
compensation is needed and has the limitation on transient response. Com-
pared to nonlinear control (ripple based), compensation free and fast transient
response can be achieved but suffered in frequency variation and poor DC regu-
lation accuracy. Therefore, time-domain technique can be explored to combined
with ripple based control such that benefits from both linear and nonlinear con-
trol can be preserved.
• In the proposed DLDO, transient response has been improved by the proposed
technique but is still depends on clock speed. To reduce the clock speed de-
pendency, adaptive clocking technique can be investigate such that the DLDO
clock frequency can be adaptive adjusted based on the load condition.
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